v50 Steam/Premium information for editors
  • v50 information can now be added to pages in the main namespace. v0.47 information can still be found in the DF2014 namespace. See here for more details on the new versioning policy.
  • Use this page to report any issues related to the migration.
This notice may be cached—the current version can be found here.

Search results

Jump to navigation Jump to search
  • '''NAnd Gate''': NAnd takes x inputs and returns TRUE if ALL are FALSE. ...ile the second longer path remains clear. the gate can be configured as an NAnd gate by simply moving the pressure plate. if the plate is by the ground pat
    15 KB (2,477 words) - 06:25, 29 January 2010
  • '''toggle based NAND''' * Same as the NAND except pre-toggle each signal gear.
    18 KB (2,908 words) - 00:38, 21 December 2022
  • ==ML NAND Gate== Again, taking advantage of the ability to pre-toggle gears, we can build a NAND gate without the need for a load gear train to overload power.
    22 KB (3,861 words) - 01:07, 25 April 2010
  • ==NAND gate== NAND = NOT AND
    6 KB (960 words) - 21:37, 5 January 2012
  • Note that between AND & NAND and every other similar pair it is the pressure plate water settings which ====NAND====
    9 KB (1,198 words) - 23:34, 1 December 2009
  • ==NAND Gate==
    7 KB (1,276 words) - 07:56, 6 January 2011
  • * NAND - takes two inputs and returns true if either input is false ! NAND
    9 KB (1,421 words) - 21:32, 23 June 2017
  • I think we should strive to include an example of an NAND gate and/or a NOR gate for each style since that's the bare minimum for ope ...th everything compressed into three-long channels (the minimum length of a NAND gate plus an input), which would greatly optimize performance. Maybe using
    17 KB (2,878 words) - 10:07, 9 March 2010
  • ===Mechanical NAND gate===
    15 KB (2,428 words) - 05:47, 21 February 2012
  • --[[User:Nand|Nand]] 06:10, 6 January 2012 (UTC)
    12 KB (2,025 words) - 20:07, 12 April 2012
  • NAND Logic: NAND is implemented by putting gear assemblies linked to the inputs in series:
    850 bytes (134 words) - 08:26, 12 February 2010
  • NAND gate: NAND gate:
    4 KB (578 words) - 01:17, 5 January 2008
  • ---[[User:Nand|Nand]] 10:57, 29 December 2011 (UTC)
    16 KB (2,672 words) - 10:57, 29 December 2011
  • Any logic gate can be made with a combination of those shown. NAND, for instance, is NOT AND; XOR is OR AND (NOT AND). Clocks and edge detect
    13 KB (2,030 words) - 00:38, 21 December 2022
  • * If you use two 1x1 raising bridges, you'll get a NAND operation instead.
    13 KB (1,972 words) - 22:44, 8 April 2014
  • NAND gate.
    3 KB (299 words) - 15:34, 25 November 2009
  • ...he resistor. Placed between the power source and the function, they act as NAND.
    10 KB (1,643 words) - 11:06, 9 December 2010
  • * If you use two 1x1 raising bridges, you'll get a NAND opeation instead.
    13 KB (1,944 words) - 20:12, 23 June 2017
  • ...trivial enough to set up a NOT gate before an input to make an AND NOT, a NAND, or a NOR using a normal gate coupled with a NOT that those aren't worth me
    5 KB (814 words) - 21:49, 8 March 2010
  • I managed to build a NAND/OR gate from these components, but it's not pretty. Fun to look at, but rid
    16 KB (2,586 words) - 23:42, 3 December 2015

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)