v50 Steam/Premium information for editors
- v50 information can now be added to pages in the main namespace. v0.47 information can still be found in the DF2014 namespace. See here for more details on the new versioning policy.
- Use this page to report any issues related to the migration.
This notice may be cached—the current version can be found here.
Difference between revisions of "User:Green Sprite"
Jump to navigation
Jump to search
Green Sprite (talk | contribs) |
Green Sprite (talk | contribs) |
||
| Line 1: | Line 1: | ||
=Dwarftel Core d1= | =Dwarftel Core d1= | ||
==Memory Cell== | ==Memory Cell== | ||
| − | Design for single bit memory cell found [[Memory_(computing)#Minecart_Logic|here]] | + | Design for single bit memory cell found [[Memory_(computing)#Minecart_Logic|here]]<br> |
| − | Design for byte | + | Design for byte: |
<diagram fg=7:0> | <diagram fg=7:0> | ||
O[%205][%203][%203][%205][%205][%203][%203][%205][%205][%203][%203][%205][%205][%203][%187] | O[%205][%203][%203][%205][%205][%203][%203][%205][%205][%203][%203][%205][%205][%203][%187] | ||
[#7:1][%210][#][#2:1][%15][#][%200][%188][#7:1][%210][#][#2:1][%15][#][%200][%188][#7:1][%210][#][#2:1][%15][#][%200][%188][#7:1][%210][#][#2:1][%15][#][%200][%188] | [#7:1][%210][#][#2:1][%15][#][%200][%188][#7:1][%210][#][#2:1][%15][#][%200][%188][#7:1][%210][#][#2:1][%15][#][%200][%188][#7:1][%210][#][#2:1][%15][#][%200][%188] | ||
| − | + | [#7:1][%186][#]O[#7:1][%210][#][#2:1][%15][#][#7:1][%186][#]O[#7:1][%210][#][#2:1][%15][#][#7:1][%186][#]O[#7:1][%210][#][#2:1][%15][#][#7:1][%186][#]O[#7:1][%210][#][#2:1][%15][#] | |
| + | [#7:1][%208][#][#2:0][%15][#][#7:1][%186][#]O[#7:1][%208][#][#2:0][%15][#][#7:1][%186][#]O[#7:1][%208][#][#2:0][%15][#][#7:1][%186][#]O[#7:1][%208][#][#2:0][%15][#][#7:1][%186][#]O | ||
| + | [%201][%187][#7:1][%208][#][#2:0][%15][#][%201][%187][#7:1][%208][#][#2:0][%15][#][%201][%187][#7:1][%208][#][#2:0][%15][#][%201][%187][#7:1][%208][#][#2:0][%15][#] | ||
| + | [%200][%202][%205][%205][%202][%202][%205][%205][%202][%202][%205][%205][%202][%202][%205]O | ||
</diagram> | </diagram> | ||
Revision as of 00:42, 5 June 2021
Dwarftel Core d1
Memory Cell
Design for single bit memory cell found here
Design for byte:
| O | ═ | ╦ | ╦ | ═ | ═ | ╦ | ╦ | ═ | ═ | ╦ | ╦ | ═ | ═ | ╦ | ╗ |
| ╥ | ☼ | ╚ | ╝ | ╥ | ☼ | ╚ | ╝ | ╥ | ☼ | ╚ | ╝ | ╥ | ☼ | ╚ | ╝ |
| ║ | O | ╥ | ☼ | ║ | O | ╥ | ☼ | ║ | O | ╥ | ☼ | ║ | O | ╥ | ☼ |
| ╨ | ☼ | ║ | O | ╨ | ☼ | ║ | O | ╨ | ☼ | ║ | O | ╨ | ☼ | ║ | O |
| ╔ | ╗ | ╨ | ☼ | ╔ | ╗ | ╨ | ☼ | ╔ | ╗ | ╨ | ☼ | ╔ | ╗ | ╨ | ☼ |
| ╚ | ╩ | ═ | ═ | ╩ | ╩ | ═ | ═ | ╩ | ╩ | ═ | ═ | ╩ | ╩ | ═ | O |